

11/02/99  
JC640 U.S. PTO

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney Docket No. 0100.9901360 Total Pages 30  
First Inventor or Application Identifier Wong  
Title METHOD AND APPARATUS FOR  
DETECTING A FLAT PANEL DISPLAY MONITOR  
Express Mail Label No. EL454270214US

A  
JC542 U.S. PTO  
09/432855  
11/02/99

<b>APPLICATION ELEMENTS</b> See MPEP Chapter 600 concerning utility patent application contents.	<b>ADDRESS TO:</b> Assistant Commissioner for Patent Box Patent Application Washington, DC 20231
---	--

1. ☒ **Fee Transmittal Form**  
(Submit an original, and a duplicate for fee processing)
2. ☒ **Specification** Total Pages 17  
(preferred arrangement set forth below)
  - Descriptive title of the invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure

3. ☒ **Drawings (35 USC 113) Total Sheets 5**
4. ☒ **Oath or Declaration** Total Pages 2
  - a. ☒ **Newly executed** (original or copy)
  - b. ☐ **Copy from a prior application**  
(37 CFR 1.63(d))  
(for continuation/divisional with Box 17 completed)  
[Note Box 5 below]
  - i. ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting  
inventor(s) named in the prior application,  
see 37 CFR 1.63(d)(2) and 1.33(b).

6. ☐ **Nucleotide and/or Amino Acid Sequence**  
Submission (if applicable, all necessary)
  - a. ☐ **Computer Readable Copy**
  - b. ☐ **Paper Copy** (identical to computer copy)
  - c. ☐ **Statement verifying identity of above**  
copies

## ACCOMPANYING APPLICATION PARTS

7. ☒ **Assignment Papers** (cover sheet & document(s))
8. ☐ **37 CFR 3.73(b) Statement** ☐ **Power of**  
(when there is an assignee) **Attorney**
9. ☐ **English Translation Document** (if applicable)
10. ☐ **Information Disclosure** ☐ **Copies of**  
Statement (IDS/PTO-1449) **IDS Citations**
11. ☐ **Preliminary Amendment**
12. ☒ **Return Receipt Postcard (MPEP 503)**  
(Should be specifically itemized)
13. ☐ **Small Entity** ☐ **Statement filed in Prior**  
Statement(s) **Application, Status still**  
**proper and desired.**
14. ☐ **Certified Copy of Priority Document(s)**  
(if foreign priority is claimed)
15. ☐ **Other**


5. ☐ **Microfiche Computer Program (Appendix)**

16. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:  
☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No. \_\_\_\_\_  
Prior Application Information: Examiner \_\_\_\_\_ Group / Art Unit: \_\_\_\_\_

## 17. CORRESPONDENCE ADDRESS

☐ **Customer Number or Data Card Label** or ☒ **Correspondence Address Return**

Markison & Reckamp, P.C.  
175 West Jackson Boulevard - Suite 1015  
Chicago, Illinois 60604  
Telephone: 312-939-9800 Facsimile: 312-939-9828

Name (Print/Type)	J. Gustav Larson	REGISTRATION NUMBER	39,263
Signature		Date	11-1-99



PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Desmond E. Wong

Examiner:

Serial No:

Art Group:

Filing Date:

Docket No: 0100.9901360

Title: METHOD AND APPARATUS FOR DETECTING A FLAT PANEL DISPLAY MONITOR



To the Honorable Commissioner  
of Patents and Trademarks  
Washington, D.C. 20231

CERTIFICATE OF EXPRESS MAILING

E / EL 454270214US

Name of Depositor: Kris Herzog  
(print or type)

Date of Deposit: 11.2.99

Signature: Kris Herzog

I hereby certify that this paper and the items identified below are being deposited with the U.S. Postal Service "Express Mail Post Office to Addresses" service under 37 C.F.R. Section 1.10 on the 'Date of Deposit', indicated above, and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Items accompanying this Certificate of Express Mailing:

☒ Filing papers for a new patent application or PCT application entitled METHOD AND APPARATUS FOR DETECTING A FLAT PANEL DISPLAY MONITOR invented by Desmond E. Wong and having a docket no. of 0100.9901360, such filing papers include:

- ☒ A specification and drawings for a new patent application;
- ☒ Transmittal cover letter;
- ☒ Assignment agreement;
- ☒ Assignment Cover Sheet;
- ☒ Combined Declaration and Power of Attorney;
- ☐ Statement of Small Entity Status;
- ☐ Information Disclosure Statement;
- ☒ Return upon receipt post card;

☐ Filing of a correspondence in an interference which an examiner-in-chief ordered to be filed by hand or "Express Mail";

☐ Filing of an agreement between parties to an interference under 35 U.S.C. 135 (c);

☐ Filing of correspondence in an international application before the U.S. Receiving Office, the U.S. International Searching Authority, or the U.S. International Preliminary Examining Authority;

☐ Filing of a copy of the international application and the basic national fee necessary to enter the national stage, as specified in 37 C.F.R. Section 1.494 (b) or 37 C.F.R. Section 1.495(b).

09432855 11/02/99

PATENT APPLICATION  
DOCKET NO. 0100.9901360

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

**FILING OF A UNITED STATES PATENT APPLICATION**

**TITLE:**

**METHOD AND APPARATUS FOR DETECTING  
A FLAT PANEL DISPLAY MONITOR**

**INVENTOR:**

**Desmond Wong**

**ATTORNEY OF RECORD  
J. GUSTAV LARSON  
REGISTRATION NO. 39,263  
175 W. JACKSON BLVD. – SUITE 1015  
CHICAGO, ILLINOIS 60604  
PHONE (512) 336-8957  
FAX (512) 336-9155**

EXPRESS MAIL LABEL NO. EL454270214US

DATE OF DEPOSIT: 11.2.99  
I HEREBY CERTIFY THAT THIS PAPER IS BEING  
DEPOSITED WITH THE U.S. POSTAL SERVICE  
"EXPRESS MAIL POST OFFICE TO ADDRESSES"  
SERVICE UNDER 37 C.F.R. SECTION 1.10 ON THE  
'DATE OF DEPOSIT', INDICATED ABOVE, AND IS  
ADDRESSED TO THE COMMISSIONER OF PATENTS  
AND TRADEMARKS, WASHINGTON, D.C. 20231.  
NAME OF DEPOSITOR:

Kris Herzog  
(PRINT OR TYPE)

Kris Herzog  
SIGNATURE

5

**METHOD AND APPARATUS FOR DETECTING A FLAT PANEL DISPLAY  
MONITOR**

**Field of the Invention**

10        The present invention relates generally to a method and apparatus for detecting a flat panel display, and more specifically to a method of detecting a flat panel display and subsequently enabling or disabling drivers associated with the monitor.

**Background of the Invention**

15        The ability to drive display devices is integral to the operation of computers. The use of Flat Panel Displays (FPDs) as an external display device is becoming more prevalent. Prior art methods of driving external Flat Panel Display (FPD) monitors require the host computer, whether a desktop or a laptop, be powered down prior to the monitor being connected. By doing so, the monitor is detected during the start-up routine  
20        of the computer.

      Recent FPD advancements, which include Liquid Crystal Display (LCD) monitors, have defined the state of a signal associated with the flat panel monitor to indicate when the flat panel monitor is connected and powered-up. A method and apparatus capable of allowing the hot-plugging of such a flat panel display would be  
25        advantageous.

### **Brief Description of the Drawings**

Figure 1 illustrates, in block diagram form, a detection system in accordance with the present invention;

5        Figure 2 illustrates, in block and schematic form, a portion of the detection system of Figure 1;

Figure 3 illustrates a state diagram in accordance with the present invention;

Figure 5 illustrates a flow diagram in accordance with the present invention; and

10       Figure 6 illustrates, in block form, a computer system capable of supporting the present invention.

### **Detailed Description of the Drawings**

In a specific embodiment of the present invention, a monitor detect pin is monitored by a detect circuit. When the monitor detect pin is activated, it can be  
15       determined that an external LCD or FPD has been connected. In response, an interrupt is generated and provided to the display engine. In addition, it is determined whether or not an enable signal in a corresponding register is activated. If the enable signal is activated, a system interrupt is generated, which can notify software to enable an FPD engine to drive an external flat panel display. When the enable register is not activated no system  
20       interrupt is generated. The system interrupt allows software associated with the display to perform tasks such as initialization of the display drivers.

The present invention is best understood with reference to the Figures 1-6. Figure 1 illustrates a block diagram of a system capable of implementing the present invention. The system of Figure 1 includes a detect module 210, display engine 220, display 221,  
25       host bus interface 230, registers 240, FPD engine 250, and a TMDS (Transmission Minimized Differential Signaling) transmitter 260.

In operation, the detect module 210 receives an input signal from the monitor detect pin labeled MONDET. In response, the detect module 210 provides an interrupt signal to the display engine 220 that is qualified by an enable field of the register set 240. The display engine 220, which in one mode of operation provides a display signal to system display 221, provides an interrupt to the host bus interface 230. Ultimately, in response to the interrupt from the detect module 210, the host bus interface 230 provides the interrupt to the system. The detect circuit 210 accesses registers 240 to control its own operation, and operation of TMDS transmitter 260. Specifically, TMDS transmitter 260 is enabled by the signal labeled TMDS ENABLE SIGNAL which is either generated from the fields of register set 240, or is actually stored in a field of the register set 240.

In one mode of operation, the display engine 220 will be providing display information to the 221. The images being processed and displayed by the display engine 220 are received either from the system bus, or from a video memory, neither of which are illustrated in Figure 1. In one mode of operation, only the display 221 is being driven. When no FPD is available, the monitor detect pin is monitored by detect module 221 to determine when an external FPD becomes available. This is better illustrated with reference to Figure 2.

Figure 2 illustrates a simple voltage divider circuit comprising resistive elements R1 and R2 and zener diode Z. One end of the divider circuit is connected to the monitor detect pin while the other end is connected to a voltage reference point. A zener diode, or other voltage reference device, is connected between the divider point and ground to clamp the voltage seen by the detect module 210. In the specific embodiment illustrated in Figure 2, when no monitor is connected to the FPD connector 112, the voltage at the divider point of the network R1-R2 is at the voltage reference point. In the example illustrated, the voltage reference point is ground, thereby providing a logic level 0 at the divider point. The logic level zero state is received and detected by the detect module 210 of Figure 1.

When a flat panel display is connected to the FPD connector 112, the monitor detect pin will be driven to a voltage level supplied by the flat panel and regulated by the zener diode. Generally, this supplied voltage will be such that the zener diode connected at the division point of the resistive elements will be clamped at a level providing a logic level 1 to the display detect module 210. One of ordinary skill in the art will recognize that other detection circuits and/or methods can be implemented, such as detection of pulsed signals, and current sourced signals.

Referring once again to Figure 1, when a valid detect signal is received from the monitor detect pin, the detect module 210 provides an interrupt signal to the display engine 220. In the specific embodiment illustrated, the display engine 220 is responsible for providing display information to the display 221. Based upon the interrupt, the display engine 220 provides an interrupt to the host bus interface, which interfaces to the system. By providing a system (PCI) interrupt, the operating system is notified that an additional monitor has been connected. The software may optionally choose to drive the monitor. This is advantageous in that the display engine is connected to host bus interface 230.

In addition to initiating the generation of the system interrupt, the detect module 210 also accesses the registers 240. Access of the registers 240 is generally done in order to update values of various registers and to determine operation of the detect module 210. Specifically, a register labeled MONDET\_SENSE is updated by the detect module 210 to indicate the value sensed on the MONDET pin.

When initialized, the FPD engine 250 will retrieve display information over either a system bus, or a bus (not illustrated) that interfaces to video/graphics memory. The FPD engine 350 processes the data as appropriate for the connected FPD, and provides data to the TMDS transmitter 260 for display. The TMDS transmitter 260 is connected to the external FPD monitor through the connector 112 of Figure 2, which also houses the monitor detect pin. The TMDS transmitter 260 is enabled by a signal labeled TMDS ENABLE, which is discussed in greater detail herein.

Figure 3 illustrates a state diagram representing the operation of the detect circuit 210. On reset, or power-up, the detect circuit 210 enters an idle state labeled IDLE 110 as illustrated in Figure 3. Based on the value of the MONDET pin, detect module 210 will transition to the state labeled STABLE0 114 or STABLE1 112. For purposes of  
5 example, it will be assumed that the system is powered up and operating in a normal mode with no external display connected and detect module 210 has transitioned to state STABLE0 114.

The detect module 210 transitions from state STABLE0 114 to the CONNECTED (wait) state 113 when an asserted signal is detected on the monitor detect pin. The  
10 monitor detect pin is considered asserted when a transition from a negated state to an asserted state is detected. For example, in one embodiment, when the monitor detect pin goes from a logic level 0 to a logic level 1, the monitor detect pin is considered asserted. State 113 operates as an intermediate state used to verify a FPD monitor has actually been connected and/or powered up. Therefore, if the monitor detect pin remains asserted for a  
15 specific amount of time the detect module 210 will transition from state 113 to the STABLE1 state 112, otherwise the detect module will transition from state 113 back to the STABLE0 state 114.

When in state STABLE1 it has been determined that an external FPD monitor is connected. Upon entering state STABLE1 112, interrupt generation is processed based  
20 on the flow of Figure 4. At step 201 of Figure 4, a determination is made whether the generation of an interrupt is enabled. In the specific example, the interrupt is enabled based upon a register field labeled MONDET\_INT\_EN. If not enabled, no system interrupt is generated. If enabled, an interrupt labeled oMONDET\_INT is set equal to one to indicate generation of the interrupt. In response to the interrupt, system software  
25 may initialize the FPD engine 250 in a manner dependent upon the FPD monitor. Subsequently, video/graphics data may be provided to the FPD engine for display on the FPD using TMDS transmitter 260.



A transition from state 112 to the UNCONNECTED (wait) state 111 occurs when the monitor detect pin has been negated. The UNCONNECTED state 111 serves to determine whether or not a valid monitor detect signal has been lost. This is accomplished by determining if the monitor detect signal remains negated. The detect module 210 transitions from the UNCONNECTED state 111 to STABLE0 state 114 when the monitor detect signal remains negated, otherwise, the module 210 will transition back to the STABLE1 state 112.

When in state STABLE0 114 it has been determined that an external FPD monitor is disconnected. Upon entering state STABLE0 114, the detect module disarms the TMDS drivers, and performs interrupt generation based on the flow of Figure 4. At step 201 of Figure 4, a determination is made whether the generation of an interrupt is enabled. In the specific example, the interrupt is enabled based upon a register field labeled MONDET\_INT\_EN. If not enabled, no system interrupt is generated. If enabled, an interrupt labeled oMONDET\_INT is set equal to one to indicate generation of the interrupt. Based upon the interrupt, system software may initialize the FPD engine 250 in a conventional manner to an idle mode.

One skilled in the art will recognize that other implementations of the detect module 210 can be implemented. For example, additional states can be added to assist in the start-up operation.

The table below represents a specific implementation of the registers 240 of Figure 1.

BIT NAME	R/W	DESCRIPTION
MONDET_SENSE	R	Direct input from MONDET pin 0 = No Panel Connected 1 = Panel Connected
MONDET_INT_POL	R/W	0 = Interrupt on falling edge of MONDET 1 = Interrupt on rising edge of MONDET
MONDET_INT_EN	R/W	0 = No Interrupts based upon MONDET_SENSE 1 = Interrupt when specified edge occurs per MONDET_INT_POL field
MONDET_INT_ACK	R/W	Read: 1 = Edge has occurred on MONDET 0 = Specified Edge has not occurred on MONDET pin Write: 1 = Clear bit to 0
TMDS_MONDET_EN	R/W	0 = Disable TMDS Transmitter when MONDET low 1 = TMDS transmitter ignores state of MONDET pin
TMDS_STATUS	R	0 = TMDS transmitter disabled by MONDET low 1 = TMDS transmitter armed
EN_TMDS	R/W	0 = Disable use of TMDS transmitter 1 = Enable use of TMDS transmitter

The field MONDET\_SENSE register is a read only register, relative to the system, that contains the present value of the MONDET pin. This register is updated by the detect module 210. By reading this register value, the value of the MONDET pin is obtained. In other implementations, the MONDET pin value could be monitored or read directly.

The field labeled MONDET\_INT\_POL indicates whether a rising or falling edge is to be detected on the MONDET pin. When MONDET\_INT\_POL is set to a logic level 0 an interrupt will be generated on a falling edge, when set to a logic level 1 an interrupt will be generated on the rising edge of monitor detect. This field can be read or written to by the system to implement the state and flow diagrams herein.

The field labeled MONDET\_INT\_EN qualifies the generation of an interrupt based upon the MONDET pin value. Specifically, no interrupt will be generated based upon the MONDET pin when set to 0. When set to 1, an interrupt, such as a PCI

interrupt will be generated for the edge indicated in field MONDET\_INT\_POL. This field can be read or written to by the system.

The field labeled MONDET\_INT\_ACK, is asserted to a logic level 1 when the edge specified in the MONDET\_INT\_POL field has occurred, and remains negated, logic level 0, when the specified edge has not occurred. In a specific implementation, this register is a pulsed register in that the value 1 is provided to the field for only a predetermined amount of time. By writing a 1 to this register, the field is actually cleared to 0.

An enable field, labeled TMDS\_MONDET\_EN when asserted allows the disabling of the TMDS transmitter based upon the MONDET pin. In one embodiment, when asserted, the TMDS transmitter 260 is disabled when the field MONDET pin is low. When negated, the MONDET pin has no affect on TMDS transmitter 260.

A field labeled TMDS\_STATUS is a read only register indicating the status of the Figure 1 signal labeled TMDS ENABLE SIGNAL. When deasserted, the TMDS transmitter 260 is disabled by a monitor detect low signal. When asserted, the TMDS transmitter 260 is armed, and therefore capable of driving an external FPD.

The EN\_TMDS field is set to a logic level 0 in order to disable the TMDS transmitter 260. The EN\_TMDS field is set to a logic level 1 in order to enable the TMDS transmitter 260. This field can be read or written to by the system.

One skilled in the art will recognize that the registers specified in the previous table can be utilized to implement the state machine of Figures 2, as well as the flow diagram of Figure 4.

It should be understood that the specific steps indicated in the methods herein, and/or the functions of specific modules herein, may be implemented in hardware and/or software. For example, a specific step or function may be performed using software and/or firmware executed on one or more a processing modules.

In general, a system for providing display information may include a more generic processing module and memory. The processing module can be a single processing device or a plurality of processing devices. Such a processing device may be a microprocessor, microcontroller, digital processor, microcomputer, a portion of a central processing unit, a state machine, logic circuitry, and/or any device that manipulates the signal. The detect module 210 may include a processing module of this type.

The manipulation of the signals described herein can be based upon operational instructions represented in a memory. The memory may be a single memory device or a plurality of memory devices. Such a memory device may be a read only memory, a random access memory, a floppy disk memory, magnetic tape memory, erasable memory, a portion of a system memory, and/or any device that stores operational instructions in a digital format. Note that when the processing module implements one or more of its functions, it may do so where the memory storing the corresponding operational instructions is embedded within the circuitry comprising a state machine and/or other logic circuitry.

Figure 5 illustrates, in block diagram form, a processing device in the form of a general purpose or personal computer system 500. The computer system 500 is illustrated to include a central processing unit 510, which may be a conventional proprietary data processor, memory including random access memory 512, read only memory 514, and input output adapter 522, a user interface adapter 520, a communications interface adapter 524, and a multimedia controller 526.

The input output (I/O) adapter 526 is further connected to, and controls, disk drives 547, printer 545, removable storage devices 546, as well as other standard and proprietary I/O devices.

The user interface adapter 520 can be considered to be a specialized I/O adapter. The adapter 520 is illustrated to be connected to a mouse 540, and a keyboard 541. In addition, the user interface adapter 520 may be connected to other devices capable of

providing various types of user control, such as touch screen devices.

The communications interface adapter 524 is connected to a bridge 550 such as is associated with a local or a wide area network, and a modem 551. By connecting the system bus 502 to various communication devices, external access to information can be obtained.

The multimedia controller 526 will generally include a video graphics controller capable of displaying images upon the monitor 560, as well as providing audio to external components (not illustrated).

Generally, the system 500 will be capable of implementing the system and methods described herein. Specifically, the multimedia controller 526 can include the detect circuit of Figure 2, as well as the display engine 220, the FPD engine 250, TMDS transmitter 260, and host bus interface 230. The monitor 560 can be analogous to a flat panel monitor being detected.

One skilled in the art will recognized that many variations to the present invention would be anticipated. For example, the term FPD as used herein would further apply to liquid crystal displays. In addition, the register set disclosed herein could be implemented using other storage elements besides register sets.

It should now be apparent that the present invention provides specific advantages over the prior art. Specifically, the present invention allows for the recognition of a hot plugged external flat panel display. The specific embodiment described herein, provides for the system to be notified through an interrupt mechanism, and the FPD engine 250 to provide appropriate signals to the TMDS transmitter 260. As a result, greater flexibility is achieved with the present system as opposed to those of the prior art.

## CLAIMS

I claim:

1. A method for detecting a monitor, the method comprising:

5                   monitoring a first node of a connector, the connector for coupling to a flat panel  
                  display;

                  asserting a first output signal to indicate the first node is in a first state; and  
                  receiving the first output signal at a flat panel display controller.

2. The method of claim 1, wherein the first output signal is an interrupt signal.

10

3. The method of claim 2, wherein the interrupt signal is a system interrupt for a general  
                  purpose computer.

4. The method of claim 1, wherein the first output signal is stored in a register.

15

5. The method of claim 1, further comprising the step of:

                  determining if the first input is in a stable state before the step of asserting

6. The method of claim 5, wherein the step of determining includes the first input being  
20                   stable when the input is stable for a predetermined amount of time.

7. The method of claim 6, wherein the predetermined amount of time is based upon an  
                  internal timer.

25   8. The method of claim 7, wherein the predetermined amount of time is based upon a  
                  register value.

9. The method of claim 8, wherein the register value is indicative of a clock count.

10. The method of claim 1 further comprising the step of:  
operating in a normal mode of operation prior to the step of monitoring, wherein  
the first input is in a second state.

5

11. The method of claim 1, wherein the first state is indicative of a flat panel display  
being coupled to the connector.

12. The method of claim 1, wherein the first state is indicative of a flat panel display  
being decoupled from the connector.

10

13. The method of claim 1 further comprising the step of:  
driving a flat panel from the flat panel system controller.

14. An apparatus for providing a display image, the apparatus comprising  
a connector having a pin to receive a signal from a flat panel display when the flat  
panel display is hot plugged;  
a signal detect portion having an input coupled to the connector pin to detect  
5 when a signal is received on the connector and having an output to provide  
an enable signal; and  
a flat panel display driver having an output to provide a display image to the  
connector and an input coupled to the output of the signal detect portion.
- 10 15. The apparatus of claim 14, wherein the connector is part of a graphics adapter.
16. The apparatus of claim 15, wherein the apparatus further includes a display controller  
to drive a cathode ray tube (CRT) monitor.



17. A system for providing a display image to a flat panel monitor, the system comprising:

a processing module; and

memory operably coupled to the processing module, wherein the memory stores

5 operational instructions that cause the processing module to:

monitor a first node of a connector, the connector for coupling to a  
flat panel display;

assert a first output signal to indicate the first node is in a first  
state; and

10 receive the first output signal at a flat panel display controller.

18. A method for enabling hardware drivers for a flat panel display device, the method comprising:

detecting a flat panel display device being disconnected, and in response:

negating an enable signal to the hardware drivers for the flat panel display

5 device; and

generating a system interrupt.

19. The method of claim 18, wherein disconnecting of the flat panel display includes powering down of the display.

10

20. The method of claim 18, wherein disconnecting of the flat panel display includes physically disconnecting the display.

21. The method of claim 18 further comprising the steps of:

15 detecting a flat panel display device being connected, and in response generating a system interrupt.

22. The method of claim 21, further comprising the step of:

20 in response to the system interrupt, system software asserts the enable signal to the hardware drivers for the flat panel display device.

**METHOD AND APPARATUS FOR PROVIDING  
DISPLAY INFORMATION TO A FLAT PANEL DISPLAY**

Abstract of the Disclosure

5           In a specific embodiment of the present invention, a monitor detect pin associated  
with a connector for a flat panel display (FPD) is monitored by a detect module. When  
an external flat panel device is connected, the monitor detect pin is activated. In response  
to the monitor detect pin being activated, a system interrupt is generated. System  
software can determine whether to drive FPD. When an external FPD is disconnected,  
10   the transmission minimized differential signaling drivers are disabled.




FIGURE 1




FIGURE 2




FIGURE 3

**FIGURE 4**




FIG. 5



**DECLARATION  
FOR UTILITY OR DESIGN  
PATENT APPLICATION  
(37 CFR 1.63)**

- ☒ Declaration Submitted with Initial Filing, OR  
☐ Declaration Submitted after Initial Filing  
(surcharge (37 CFR 1.16 (e)) required)

Attorney Docket Number 0100.9901360  
First Named Inventor Desmond E. Wong  
COMPLETE IF KNOWN  
Application Number  
Filing Date  
Group Art Unit  
Examiner Name

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: **METHOD AND APPARATUS FOR DETECTING A FLAT PANEL DISPLAY MONITOR** the specification of which:

- ☒ is attached hereto.  
☐ was file on (MM/DD/YYYY) as United States Application Number or PCT International Application Number and was amended on (MM/DD/YYYY) (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
				YES	NO
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

- ☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date (MM/DD/YYYY)

- ☐ Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(a) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application or PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)

- ☐ Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

66207-532460

As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Name	Registration Number	Name	Registration Number
Timothy W. Markison	33,534	Christopher J. Reckamp	34,414
Paul M. Anderson	39,896	Sally Daub	41,478
J. Gustav Larson	39,263	Ross D. Snyder	37,730

☐ Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/01C attached hereto


Direct all correspondence to:

**Markison & Reckamp, P.C.**  
**175 West Jackson Boulevard - Suite 1015**  
**Chicago, Illinois 60604**  
**Telephone: 312-939-9800**  
**Facsimile: 312-939-9828**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or First Inventor:

☐ A petition has been filed for this unsigned inventor

Given Name (first and middle [if any])		Family Name or Surname	
Desmond E.		Wong	
Inventor's Signature		Date	Oct 28/99
Residence	City: Scarborough	State: Ontario	Country: Canada
Post Office Address	81 Coverdale Crescent		
City: Scarborough	State: Ontario	ZIP: M1V 2S6	Country: Canada

663077 8932460